

8

7

6

5

4

3

2

1

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.

2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.

3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV

ECN

DESCRIPTION OF REVISION

CK APPD

DATE

<REV>

<ECN>

<ECO_DESCRIPTION>

<ECODATE>

SCHEM, WHITE ARROW, MLB, K18

02/01/10

Page

(.csa)

Contents

Sync

Date

1

1

Table of Contents

MASTER

MASTER

2

2

System Block Diagram

K17_REF

06/30/2009

3

3

Power Block Diagram

K17_REF

06/30/2009

4

4

Revision History

MASTER

MASTER

5

5

BOM Configuration

K17_REF

05/28/2009

6

7

Functional / ICT Test

MASTER

MASTER

7

8

Power Aliases

MASTER

MASTER

8

9

Signal Aliases

K17_REF

06/11/2009

9

10

CPU DMI/PEG/FDI/RSVD

K17_REF

06/15/2009

10

11

CPU Clock/Misc/JTAG

K17_REF

06/15/2009

11

12

CPU DDR3 Interfaces

K17_REF

06/15/2009

12

13

CPU Power (1 of 2)

K17_REF

06/15/2009

13

14

CPU Power (2 of 2)

K17_REF

06/15/2009

14

15

CPU Grounds

K17_REF

06/15/2009

15

16

CPU Non-GFX Decoupling (1 of 2)

K17_REF

06/15/2009

16

17

CPU Non-GFX Decoupling (2 of 2)

K17_REF

08/24/2009

17

18

PCH SATA/PCIE/CLK/LPC/SPI

K17_REF

06/15/2009

18

19

PCH DMI/FDI/Graphics

K17_REF

10/07/2009

19

20

PCH PCI/FlashCache/USB

K18_MLB

06/15/2009

20

21

PCH MISC

K17_REF

06/15/2009

21

22

PCH Power

K17_REF

06/15/2009

22

23

PCH Grounds

K17_REF

06/15/2009

23

24

PCH Non-GFX Decoupling

K17_REF

06/15/2009

24

25

CPU/PCH GFX Decoupling

K17_REF

06/15/2009

25

26

eXtended Debug Port (XDP)

K17_REF

06/23/2009

26

27

Clock (CK505)

K17_MLB

06/15/2009

27

28

Chipset Support

K17_REF

MASTER

28

29

DDR3 SO-DIMM Connector A

MASTER

MASTER

29

30

DDR3 Byte/Bit Swaps

MASTER

MASTER

30

31

DDR3 SO-DIMM Connector B

MASTER

MASTER

31

32

CPU Memory S3 Support

K17_REF

06/15/2009

32

33

FSB/DDR3/FRAMBUF Vref Margining

K17_REF

06/15/2009

33

34

X16/ALS/CAMERA CONNECTOR

K18_COMMS

08/26/2009

34

35

SecureDigital Card Reader

T27_REF

10/07/2009

35

36

USB HUB 1

K18_MLB

10/06/2009

36

37

USB HUB 2

K23F

08/20/2009

37

39

Ethernet PHY (Caesar II/IV)

T27_REF

06/15/2009

38

40

Ethernet Connector

K17_REF

05/29/2009

39

41

FireWire LLC/PHY (FW643)

K19_MLB

05/29/2009

40

42

FireWire Port Power

K19_MLB

05/29/2009

41

43

FireWire Ports

K19_MLB

10/01/2009

42

45

SATA Connectors

T27_REF

06/15/2009

43

46

External USB Connectors

K17_REF

05/29/2009

44

48

Front Flex Support

K19_MLB

06/15/2009

45

49

SMC

K17_REF

Page

(.csa)

Contents

Sync

Date

46

50

SMC Support

K18_SENSORS

06/29/2009

47

51

LPC+SPI Debug Connector

K17_MLB

06/23/2009

48

52

K18 SMBus Connections

K18_SENSORS

06/18/2009

49

53

Current & Voltage Sensing

K18_SENSORS

07/02/2009

50

54

Current Sensing

K18_SENSORS

06/18/2009

51

55

Thermal Sensors

K18_SENSORS

05/29/2009

52

56

Fan Connectors

K19_MLB

05/29/2009

53

57

WELLSPRING 1

K19_MLB

05/29/2009

54

58

WELLSPRING 2

K19_MLB

05/29/2009

55

59

Sudden Motion Sensor (SMS)

K19_MLB

07/07/2009

56

60

DEBUG SENSORS AND ADC

K18_SENSORS

06/15/2009

57

61

SPI ROM

K17_REF

09/21/2009

58

62

AUDIO: CODEC/REGULATOR

K18_AUDIO

07/29/2009

59

63

AUDIO: LINE INPUT FILTER

K18_AUDIO

07/29/2009

60

65

AUDIO: HEADPHONE FILTER

K18_AUDIO

07/29/2009

61

66

AUDIO: SPEAKER AMP

K18_AUDIO

07/29/2009

62

67

AUDIO: JACKS

K18_AUDIO

07/29/2009

63

68

AUDIO: JACK TRANSLATORS

K18_AUDIO

06/30/2009

64

69

DC-In & Battery Connectors

K18_POWER

06/30/2009

65

70

PBus Supply & Battery Charger

K18_POWER

07/13/2009

66

72

5V / 3.3V Power Supply

K18_POWER

07/14/2009

67

73

1.5V DDR3 Supply

K18_POWER

06/29/2009

68

74

CPU IMVP VCore Regulator

K18_POWER

07/08/2009

69

75

GFX IMVP VCore Regulator

K18_POWER

07/14/2009

70

76

CPUVTT (1.05V) Power Supply

K18_POWER

06/29/2009

71

77

Misc Power Supplies

K18_POWER

06/10/2009

72

78

Power FETs

K18_POWER

06/15/2009

73

79

Power Control

K17_REF

06/15/2009

74

80

NV GT216 PCI-E

K17_REF

06/15/2009

75

81

NV GT216 CORE/FB POWER

K17_REF

06/15/2009

76

82

NV GT216 FRAME BUFFER I/F

K17_REF

06/15/2009

77

84

GDDR3 Frame Buffer A (Top)

K17_REF

06/15/2009

78

85

GDDR3 Frame Buffer B (Top)

K17_REF

06/15/2009

79

86

NV GT216 GPIO/MIO/MISC

K17_REF

06/15/2009

80

87

GT216 GPIOs & STRAPS

K17_REF

06/15/2009

81

88

NV GT216 VIDEO INTERFACES

K17_REF

07/14/2009

82

90

GPU (GT216) CORE SUPPLY

K19_MLB

05/29/2009

83

93

LVDS Display Connector

K17_REF

06/15/2009

84

94

Muxed Graphics Support

K17_REF

06/26/2009

85

95

DisplayPort Connector

K18_POWER

06/15/2009

86

96

1V8 / 1V55 FB Power Supply

K17_REF

07/29/2009

87

97

Graphics MUX (GMUX)

K18_BKLT

05/29/2009

88

98

LCD BACKLIGHT DRIVER

K19_MLB

06/10/2009

89

99

LCD Backlight Support

K18_POWER

90

Misc Power Supplies

Page

(.csa)

Contents

Sync

Date

91

100

CPU Constraints

K17_REF

06/15/2009

92

101

Memory Constraints

K17_REF

06/15/2009

93

102

PCH Constraints 1

K17_REF

06/15/2009

94

103

PCH Constraints 2

K17_REF

06/15/2009

95

104

Ethernet Constraints

K17_REF

06/15/2009

96

105

FireWire Constraints

K17_REF

06/15/2009

97

106

SMC Constraints

K17_REF

06/15/2009

98

107

GPU (GT216) CONSTRAINTS

K17_REF

06/15/2009

99

108

Project Specific Constraints

K17_REF

06/15/2009

100

109

PCB Rule Definitions

K17_REF

06/15/2009

101

132

BluRay Decrypter Card Connector

K17_REF

ALIASES

RESOLVED

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-8504	1	SCHEM, WHITE_ARROW, MLB, K18	SCH	CRITICAL	
820-2850	1	PCBF, WHITE_ARROW, MLB, K18	PCB	CRITICAL	

DRAWING

TITLE=MLB

ABBREV=DRAWING

LAST_MODIFIED=Mon Feb 1 10:13:48 2010

DRAWING TITLE

SCHEM, WHITE_ARROW, MLB, K18

Apple Inc.

Apple

DRAWING NUMBER

<SCH_NUM>

SIZE

D

REVISION

<E4LABEL>

BRANCH

<BRANCH>

PAGE

1 OF 132

SHEET

1 OF 101

NOTICE OF PROPRIETARY PROPERTY:


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED



SYNC MASTER=K17 REF

SYNC DATE=06/30/2009

System Block Diagram

 Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH_NUM>

REVISION

<E4LABEL>

BRANCH

<BRANCH>

PAGE

2 OF 132

SHEET

2 OF 101

8

7

6

5

4

3

2

1

PROTO:

D

C

B

A

D

C

B

A

8

7

6

3

2

1

SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE			
Revision History			
 Apple Inc.		DRAWING NUMBER <SCH_NUM>	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION <E4LABEL>	
		BRANCH <BRANCH>	
		PAGE 4 OF 132	
		SHEET 4 OF 101	

NO_TEST NC NO_TESTS

NO_TEST NC NO_TESTS

NO_TEST		NC NO TESTS	
FW1	TRUE	NC SMC FAN 3 TACH	45 46
FW0	TRUE	NC SMC FAN 3 CTL	45 46
FW0	TRUE	NC SMC FAN 2 TACH	45 46
FW0	TRUE	NC SMC FAN 2 CTL	45 46
FW0	TRUE	NC FW2 TPBP	39 41
FW0	TRUE	NC FW2 TPBN	39 41
FW0	TRUE	NC FW2 TPBIAS	39 41
FW0	TRUE	NC FW2 TPAP	39 41
FW0	TRUE	NC FW2 TPAN	39 41
FW0	TRUE	NC FW0 TPBP	39 41 96
FW0	TRUE	NC FW0 TPBN	39 41 96
FW0	TRUE	NC FW0 TPAP	39 41 96
FW0	TRUE	NC ESTARLDO EN	45 46
FW0	TRUE	NC ALS GAIN	45 46

W643 AVREG — TRUE NC FW643 AVREG 6 39

```
W643 TDI — MAKE_BASE=TRUE NC FW643 TDI — 6 39
      — MAKE_BASE=TRUE
```

G_C HPD	TRUE	NC	DP	IG	C HPD	6
G_C CTRL_CLK	MAKE_BASE=TRUE	NC	DP	IG	C CTRL_CLK	6
G_C CTRL_DATA	MAKE_BASE=TRUE	NC	DP	IG	C CTRL_DATA	6
G_C MLP<3..0>	MAKE_BASE=TRUE	NC	DP	IG	C MLP<3..0>	6
G_C MLN<3..0>	MAKE_BASE=TRUE	NC	DP	IG	C MLN<3..0>	18
G_C AUXP	MAKE_BASE=TRUE	NC	DP	IG	C AUXP	6
G_C AUXN	MAKE_BASE=TRUE	NC	DP	IG	C AUXN	6
G_D HPD	TRUE	NC	DP	IG	D HPD	6
G_D CTRL_CLK	MAKE_BASE=TRUE	NC	DP	IG	D CTRL_CLK	6
G_D CTRL_DATA	MAKE_BASE=TRUE	NC	DP	IG	D CTRL_DATA	6
G_D MLP<3..0>	MAKE_BASE=TRUE	NC	DP	IG	D MLP<3..0>	18
G_D MLN<3..0>	MAKE_BASE=TRUE	NC	DP	IG	D MLN<3..0>	18

```

G_D_AUXF == MAKE_BASE=TRUE DP IG D_AUXF 6 10
G_D_AUXN == TRUE NC DP IG D_AUXN 6 10
           == MAKE_BASE=TRUE

TVCLKINN == TRUE NC SDVO TVCLKINN 6 18
TVCLKINP == MAKE_BASE=TRUE NC SDVO TVCLKINP

```

```

----- MAKE BASE=TRUE -----
STALIN NC SDVO STALIN

```

STALLP	==	MAKE	BASE=TRUE	NC	SDVO	STALLP	6	18
		TRUE	BASE=TRUE					
INTN	==	TRUE	BASE=TRUE	NC	SDVO	INTN	6	
INTP	==	TRUE	BASE=TRUE	NC	SDVO	INTP	6	18
		MAKE	BASE=TRUE					
PU BUFRST L	==	TRUE	BASE=TRUE	NC	GPU	BUFRST L	6	74
PU GSTATE<0>	==	TRUE	BASE=TRUE	NC	GPU	GSTATE<0>		
PU GSTATE<1>	==	MAKE	BASE=TRUE	NC	GPU	GSTATE<1>		
PU MIOA D<9..0>	==	MAKE	BASE=TRUE	NC	GPU	MIOA D<9..0>		
PU MIOA DE	==	TRUE	BASE=TRUE	NC	GPU	MIOA DE		
		MAKE	BASE=TRUE					

```

VDS_PG_BKL_PWM_==TRUE==NC LVDS EG_BKL_PWM 6
VDS_IG_B_CLKN_==MAKE_BASE=TRUE==NC LVDS IG_B_CLKN
VDS_IG_B_CLKP_==MAKE_BASE=TRUE==NC LVDS IG_B_CLKP
VDS_IG_B_BKL_PWM_==MAKE_BASE=TRUE==NC LVDS IG_BKL_PWM
VDS_IG_B_BKL_PWM_==MAKE_BASE=TRUE==NC LVDS IG_BKL_PWM
VDS_SMC_BS_ALRT_L_==TRUE==NC SMC BS_ALRT_L 6
VDS_PCH_SST_==TRUE==NC PCH_SST 6 20
VDS_PCH_NC1_==TRUE==NC PCH_NC1 6 20
VDS_PCH_NC2_==TRUE==NC PCH_NC2 6 20

```


PCH NC3	TRUE	BASE=TRUE	NC PCH NC3	6	20
PCH NC4	TRUE	BASE=TRUE	NC PCH NC4	6	20
PCH NC5	TRUE	BASE=TRUE	NC PCH NC5	6	20
PCH TP19	TRUE	BASE=TRUE	NC PCH TP19	6	20
PCH TP18	TRUE	BASE=TRUE	NC PCH TP18	6	20
PCH TP17	TRUE	BASE=TRUE	NC PCH TP17	6	20
PCH TP16	TRUE	BASE=TRUE	NC PCH TP16	6	20
PCH TP15	TRUE	BASE=TRUE	NC PCH TP15	6	20
PCH TP14	TRUE	BASE=TRUE	NC PCH TP14	6	20
PCH TP13	TRUE	BASE=TRUE	NC PCH TP13	6	20
PCH TP12	TRUE	BASE=TRUE	NC PCH TP12	6	20
PCH TP11	TRUE	BASE=TRUE	NC PCH TP11	6	20
PCH TP10	TRUE	BASE=TRUE	NC PCH TP10	6	20


PCH TP9	TRIP	NC	PCH TP9	6.20
PCH TP8	TRIP	NC	PCH TP8	6.20
PCH TP7	TRIP	NC	PCH TP7	6.20
PCH TP6	TRIP	NC	PCH TP6	6.20
PCH TP5	TRIP	NC	PCH TP5	6.20
PCH TP4	TRIP	NC	PCH TP4	6.20
PCH TP3	TRIP	NC	PCH TP3	6.20
PCH TP2	TRIP	NC	PCH TP2	6.20
PCH TP1	TRIP	NC	PCH TP1	6.20

		NAME_BASE=TRUE		
CH_VSS_NCTF<1>	20 94		TRUE PCH_VSS_NCTF<15>	20 94
CH_VSS_NCTF<2>	20 94		TRUE PCH_VSS_NCTF<17>	20 94
CH_VSS_NCTF<5>	20 94		TRUE PCH_VSS_NCTF<19>	6 20 94
CH_VSS_NCTF<7>	20 94		TRUE PCH_VSS_NCTF<19>	20 94
CH_VSS_NCTF<9>	20 94		TRUE PCH_VSS_NCTF<21>	20 94
CH_VSS_NCTF<11>	20 94		TRUE PCH_VSS_NCTF<25>	20 94
CH_VSS_NCTF<12>	20 94		TRUE PCH_VSS_NCTF<27>	20 94
CH_VSS_NCTF<11>	20 94		TRUE PCH_VSS_NCTF<29>	20 94


SYNCH MASTER=MASTER		SYNCH DATE=MASTER	
PAGE TITLE		PAGE	
Functional / ICT Test			
 Apple Inc.		DRAWING NUMBER <SCH_NUM>	
		REVISION <E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT		<BRANCH> PAGE 7 OF 132	


III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		SHEET 6 OF 101
2	1	







SYNC MASTER=K17 REF		SYNC DATE=06/11/2009	
PAGE TITLE			
Signal Aliases			
 Apple Inc.	DRAWING NUMBER		SIZE
	<SCH_NUM>		D
	REVISION		
	<E4LABEL>		
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
BRANCH		<BRANCH>	
PAGE		9 OF 132	
SHEET		8 OF 101	









SYNC MASTER=K17 REF		SYNC DATE=06/15/2009		
PAGE TITLE				
CPU Power (1 of 2)				
	Apple Inc.		DRAWING NUMBER	SIZE
			<SCH_NUM>	D
			REVISION	<E4LABEL>
NOTICE OF PROPRIETARY PROPERTY:				
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:				
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE				
II NOT TO REPRODUCE OR COPY IT				
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				
		BRANCH		
		<BRANCH>		
		PAGE		13 OF 132
		SHEET		12 OF 101

D

C

B


A

D


C

B

A



SYNC MASTER=K17 REF		SYNC DATE=06/15/2009	
PAGE TITLE			
CPU Power (2 of 2)			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	14 OF 132
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	13 OF 101
IV ALL RIGHTS RESERVED			




CPU VCore HF and Bulk Decoupling

4x 470uF 4.5mOhm, 3x 62uF B2, 10x 22uF 0603, 25x 1uF 0402


PLACEMENT_NOTE (C1600-C1624):

Place on bottom side of U1000..





PLACEMENT_NOTE (C1625-C1634):

Place near U1000 on bottom side.



PLACEMENT_NOTE (C1635-C1648):

Place near inductors on bottom side.




VTT (CPU Uncore) DECOUPLING

3x 330uF 6 mOhm, 4x 22uF 0805, 7x 10uF 0603, 24x 1uF 0402


PLACEMENT_NOTE (C1653-C1656):

Place on bottom side of U1000..





PLACEMENT_NOTE (C1657-C1663):

Place on bottom side of U1000..




PLACEMENT_NOTE (C1664-C1687):

Place on bottom side of U1000..



CPU Power On Configuration (POC) Straps

Intel recommends all option straps should be provided in layout



VID[2:0] = Reserved (111)
VID[5:3] = GPU Gain Setting (See below)
VID[6] = Reserved (0)
DPRSLEPVR = 1 - IMVP-6.5 compliant controller
PSI# = Reserved (0)

BOM GROUP	IMAX @ 900mV	CPU Gain Setting	BOM OPTIONS	Equivalent Gain
CPUPOC_IMAX_DIS		000	CPUPOC3D, CPUPOC4D, CPUPOC5D	
CPUPOC_IMAX_0_20	20A	001	CPUPOC3D, CPUPOC4D, CPUPOC5U	45
CPUPOC_IMAX_20_30	30A	010	CPUPOC3D, CPUPOC4U, CPUPOC5D	30
CPUPOC_IMAX_30_40	40A	011	CPUPOC3D, CPUPOC4U, CPUPOC5U	22.5
CPUPOC_IMAX_40_50	50A	100	CPUPOC3U, CPUPOC4D, CPUPOC5D	18
CPUPOC_IMAX_50_60	60A	101	CPUPOC3U, CPUPOC4D, CPUPOC5U	15
CPUPOC_IMAX_60_70	70A	110	CPUPOC3U, CPUPOC4U, CPUPOC5D	12.857
CPUPOC_IMAX_70_90	90A	111	CPUPOC3U, CPUPOC4U, CPUPOC5U	10


NOTE: BOM Configurations should not call out CPUPOCnU/D BOMOPTIONS directly.
Instead call out appropriate BOM GROUP defined in tables above.


VTT0_DDR DECOUPLING


3x 1uF 0402


PLACEMENT_NOTE (C1695-C1697):


Place on bottom side of U1000..

















Current numbers from Ibex Peak EDS Spec Update rev 0.71, doc #386904 (Table 8-3). Pre-Silicon Mobile Estimates.

SYNC MASTER=K17 REF

SYNC DATE=06/15/2009

PAGE TITLE

PCH Power

Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH_NUM>

REVISION

<E4LABEL>

BRANCH


<BRANCH>

PAGE


22 OF 132

SHEET

21 OF 101



SYNC MASTER=K17 REF		SYNC DATE=06/15/2009	
PAGE TITLE			
PCH Grounds			
	Apple Inc.	DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<BRANCH>	
		PAGE	23 OF 132
		SHEET	22 OF 101



Current numbers from Ixex Peak EDS Spec Update rev 0.71, doc #386904 (Table 8-3). Pre-Silicon Mobile Estimates.


PAGE TITLE		PAGE TITLE	
PCH Non-GFX Decoupling		PCH Non-GFX Decoupling	
Apple Inc.		Apple Inc.	
NOTICE OF PROPRIETARY PROPERTY:		NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT		II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED		IV ALL RIGHTS RESERVED	
DRAWING NUMBER		DRAWING NUMBER	
<SCH NUM>		<SCH NUM>	
REVISION		REVISION	
<E4LABEL>		<E4LABEL>	
BRANCH		BRANCH	
<BRANCH>		<BRANCH>	
PAGE		PAGE	
24 OF 132		24 OF 132	
SHEET		SHEET	
23 OF 101		23 OF 101	

GFX (CPU VCCAXG) DECOUPLING

3x 330uF 6 mOhm (2 stuffed), 3x 22uF 0603, 16x 1uF 0402


PLACEMENT_NOTE (C2500-C2506):

Place on bottom side of U1000.



PLACEMENT_NOTE (C2524-C2539):

Place on bottom side of U1000.




VCAP2 (CPU BSC Package) DECOUPLING


5x 1uF 0402

PLACEMENT_NOTE (C2510-C2514):

Place on bottom side of U1000.




Design recommendations from Calpella Small Form Factor Design Guide Rev 1.5 (doc #407364) table 2-34 and Calpella Small Form F actor Schematic Check List Rev 1.1 (doc #395914) table 3.26.




Design recommendations from Calpella Design Guide Rev 1.5 (doc #398905) Section 3.25.3 tables 161 and 162.


Current numbers from Ibox Peak EDS Spec Update rev 0.71, doc #386904 (Table 8-3). Pre-Silicon Mobile Estimates.

SYNC MASTER=K17 REF		SYNC DATE=06/15/2009	
PAGE TITLE			
CPU/PCH GFX Decoupling			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	25 OF 132
		SHEET	24 OF 101







PCH RTC Crystal




PCH 25MHz Crystal




Caesar II (ENET) 25MHz Crystal




Ethernet WAKE# Isolation




PCH S0 PWRGD




PCH Reset Button




Platform Reset Connections
Unbuffered



Buffered



PAGE TITLE		SYNC MASTER=K17 REF		SYNC DATE=06/15/2009	
Chipset Support		DRAWING NUMBER		SIZE	
Apple Inc.		<SCH_NUM>		D	
NOTICE OF PROPRIETARY PROPERTY:		REVISION		<E4LABEL>	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE		28 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET		27 OF 101	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					



Page Notes

Power aliases required by this page:

- =PP1V5_S0_MEM_A
- =PP1V5_S3_MEM_A
- =PP0V75_S0_MEM_VTT_A
- =PPSPD_S0_MEM_A (2.5 - 3.3V)

Signal aliases required by this page:

- =I2C_SODINMA_SCL
- =I2C_SODINMA_SDA

BOM options provided by this page:

(NONE)

SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE			
DDR3 SO-DIMM Connector A			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	29 OF 132
		SHEET	28 OF 101

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

- I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
- IV ALL RIGHTS RESERVED

Page Notes

Power aliases required by this page:

```
- =PP1V5_S0_MEM_B
- =PP1V5_S3_MEM_B
- =PP0V75_S0_MEM_VTT_B
- =PPSPD_S0_MEM_B (2.5 - 3.3V
```







Signal aliases required by this page:

```
- =I2C_SODIMMB_SCID
- =I2C_SODIMMB_SDA
```

BOM options provided by this page:

(NONE)

DDR3 DECOUPLING AND GND RETURN CAPS (SPACE EVENLY AT CONNECTOR)



The circuit below handles CPU and VTT power during S0->S3->S0 transitions, as well as isolating the CPU's SM_DRAMRST# output from the SO-DIMMs when necessary.

ISOLATE_CPU_MEM_L GPIO state during S3<->S0 transitions determines behavior of signals.
WHEN HIGH: CPU 1.5V remains powered in S3, VTT follows S0 rails, MEM_RESET_L not isolated.
WHEN LOW: CPU 1.5V follows S0 rails, VTT ensures clean CKE transition, MEM_RESET_L isolated.

P1V5CPU_EN = (ISOLATE_CPU_MEM_L + PM_SLP_S3_L) * PM_SLP_S4_L
MEMVTT_EN = (ISOLATE_CPU_MEM_L + PLT_RST_L) * PM_SLP_S3_L
MEM_RESET_L = !ISOLATE_CPU_MEM_L + CPU_MEM_RESET_L

D

D

C

C


B

B

A



A

1V5 S0 "PGOOD" for CPU



MEMVTT Clamp

Ensures CKE signals are held low in S3




Step	ISOLATE_CPU_MEM_L	PLT_RESET_L	PM_SLP_S3_L	PM_SLP_S4_L	CPU_MEM_RESET_L	MEM_RESET_L	MEMVTT_EN	P1V5CPU_EN
S0	0	1	1	1	1	CPU_MEM_RESET_L	1	1
to	1	0	1	1	1	1	1	1
2	0	0	1	1	1	1	0	1
3	0	0	0	1	X	1	0	0
4	0	0	1	1	X	1	0	1
5	0	1	1	1	0 (*)	1	1	1
6	0	1	1	1	1	1	1	1
S0	7	1	1	1	1	CPU_MEM_RESET_L	1	1

(*) CPU_MEM_RESET_L asserts due to loss of PM_MEM_PWRGD, must wait for software to clear before deasserting ISOLATE_CPU_MEM_L GPIO.

NOTE: In the event of a S3->S5 transition ISOLATE_CPU_MEM_L will still be asserted on next S5->S0 transition. Rails will power-up as if from S3, but MEM_RESET_L will not properly assert. Software must deassert ISOLATE_CPU_MEM_L and then generate a valid reset cycle on CPU_MEM_RESET_L.

SYNC MASTER=K17 REF		SYNC DATE=06/15/2009	
PAGE TITLE			
CPU Memory S3 Support			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
		<BRANCH>	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		32	132
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		31	101



Page Notes

Power aliases required by this page:
- =PP3V3_S3_VREFMRGN
- =PPVTT_S3_DDR_BUF

Signal aliases required by this page:
- =I2C_VREFDACS_SCL
- =I2C_VREFDACS_SDA
- =I2C_PCA9557D_SCL
- =I2C_PCA9557D_SDA

BOM options provided by this page:
VREFMRGN - Stuffs VREF Margining Circuitry.
VREFMRGN_NOT - Bypasses VREF Margining Circuitry.

	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG	GPU Frame Buffer (1.8V, 70% Vref)
DAC Channel:	A	B	C	C	D	D
PCA9557D Pin:	1	2	3	4	5	6
Nominal value			0.75V (DAC: 0x3A)		1.5V (DAC: 0x3A)	1.267V (DAC: 0x8B)
Margined target:			0.300V - 1.200V (+/- 450mV)		1.998V - 1.002V (+/- 498mV)	1.056V - 1.442V (+/- 180mV)
DAC range:			0.000V - 1.501V (0x00 - 0x74)		0.000V - 1.501V (0x00 - 0x74)	0.000V - 3.300V (0x00 - 0xFF)
Vref current:			+3.4mA - -3.4mA (- = sourced)		+33uA - -33uA (- = sourced)	+6.0mA - -5.0mA (- = sourced)
DAC step size:			7.69mV / step @ output		8.59mV / step @ output	1.51mV / step @ output

SYNC MASTER=K17 REF

SYNC DATE=06/15/2009

PAGE TITLE

FSB/DDR3/FRAMEBUF Vref Margining

Apple Inc.

<SCH_NUM> D

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

REVISION

<E4LABEL>

BRANCH

<BRANCH>


PAGE

33 OF 132

SHEET

32 OF 101

Signal	Value	BCMS7765	SD	SD D<0>
SDCONN_DATA<0>	R3550	0	1/16W MF-LF 402	SD D<0>
SDCONN_DATA<1>	R3551	0	1/16W MF-LF 402	SD D<1>
SDCONN_DATA<2>	R3552	0	1/16W MF-LF 402	SD D<2>
SDCONN_DATA<3>	R3553	0	1/16W MF-LF 402	SD D<3>
SDCONN_DATA<4..7>				SD D<4..7>
SDCONN_CLK	R3554	0	1/16W MF-LF 402	SD CLK
SDCONN_CMD	R3556	0	1/16W MF-LF 402	SD CMD
SD_WP				SD WP
SD_CD_L				SD CD L




[illegible]

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S0720	2	SMSC USB2514	U3600,U3700	CRITICAL	USBHUB_2514
338S0824	2	SMSC USB2514B	U3600,U3700	CRITICAL	USBHUB_2514B
338S0721	2	SMSC USX2061	U3600,U3700	CRITICAL	USBHUB_2061

BOM GROUP	BOM OPTIONS
HUB1_ALLREM	HUB1_NONREM1_0, HUB1_NONREMO_0
HUB1_1NONREM	HUB1_NONREM1_0, HUB1_NONREMO_1
HUB1_2NONREM	HUB1_NONREM1_1, HUB1_NONREMO_0
HUB1_3NONREM	HUB1_NONREM1_1, HUB1_NONREMO_1

SYNC MASTER=K18 M1B SYNC DATE=10/07/2009	
PAGE TITLE	
USB HUB 1	
 Apple Inc.	DRAWING NUMBER
	<SCH_NUM>
	REVISION
	<E4LABEL>
NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II II NOT TO REPRODUCE OR COPY IT III III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	
BRANCH	<BRANCH>
PAGE	36 OF 132
SHEET	35 OF 101

USB HUB-2



	SEL1	SEL0	DESCRIPTION
K17/K18 configuration:	0	0	Internal Default with Self powered Operation
	0	1	SMBUS Slave Config
	1	0	Internal Default with Bus powered Operation
	1	1	EEPROM Supported

NON_REM1	NON_REM0	DESCRIPTION
0	0	All ports are removable
0	1	Port 1 is non removable
1	0	Port 1 and 2 are non removable
1	1	Port 1, 2, and 3 are non removable

BOM GROUP	BOM OPTIONS
HUB2_ALLREM	HUB2_NONREM1_0, HUB2_NONREM0_0
HUB2_1NONREM	HUB2_NONREM1_0, HUB2_NONREM0_1
HUB2_2NONREM	HUB2_NONREM1_1, HUB2_NONREM0_0
HUB2_3NONREM	HUB2_NONREM1_1, HUB2_NONREM0_1

SYNC MASTER=K23F

SYNC DATE=10/06/2009

USB HUB 2

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH_NUM>

REVISION

<E4LABEL>

BRANCH

<BRANCH>

PAGE

37 OF 132

SHEET


36 OF 101

Page Notes

Power aliases required by this page:
(NONE)


Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)



SYNC MASTER=K17 REF		SYNC DATE=06/15/2009	
PAGE TITLE			
Ethernet Connector			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	40 OF 132
		SHEET	38 OF 101

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
11480557	1	RES,0.475 ohm,1%,1/16W,0402	R4100	CRITICAL	



SYNC MASTER=K19 MLB		SYNC DATE=05/29/2009	
PAGE TITLE			
FireWire LLC/PHY		(FW643)	
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	41 OF 132
		SHEET	39 OF 101

Page Notes


Power aliases required by this page:

- =PPBUS_S5_FWPWRSW (system supply for bus power)
- =PP3V3_FW_LATEVG_ACTIVE
- =PPVP_FW_SUMNODE (power passthru summation node)


Signal aliases required by this page:

(NONE)


BOM options provided by this page:




3.3V FW FET

$$I(\text{max}) = 1.7\text{A} \text{ (85C)}$$



1.05V FW FET



FireWire Port Power Switch



Late-VG Protection



Page Notes

Power aliases required by this page:

- =PPVP_FW_PORT1
- =PP3V3_FW_LATEVG

Signal aliases required by this page:

(NONE)

NOTE: This page is expected to contain the necessary aliases to map the FireWire TPA/TPB pairs to their appropriate connectors and/or to properly terminate unused signals.

BOM options provided by this page:

(NONE)


NOTE: FireWire TPA/TPB pairs are NOT constrained on this page. It is assumed that FireWire PHY page will provide the appropriate constraints to apply to entire TPA/TPB XNets.

1394b implementation based on Apple FireWire Design Guide (FWDG 0.6, 5/14/03)

FireWire PHY Config Straps



Configures PHY for:

- 1-port Portable Power Class (0)
- Port "1" Bilingual (1394B)




Termination

Place close to FireWire PHY




Cable Power




PORT 1
BILINGUAL

CRITICAL
J4310
1394B-M97
F-RT-TH



51480605

SYNC MASTER=K19 MLB		SYNC DATE=05/29/2009	
PAGE TITLE			
FireWire Ports			
 Apple Inc.	DRAWING NUMBER		SIZE
	<SCH_NUM>		D
	REVISION		
	<E4LABEL>		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH		
	<BRANCH>		
	PAGE		43 OF 132
	SHEET		41 OF 101



ODD Power Control

SATA ODD Connector

SATA HDD/IR/SIL Connector


PS8511A / PS8515A Straps

SATA Redriver

Redriver Bypass Path

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
338S0769	1	SATA 3GB/S REDRIVER, LOW POWER	U4510	CRITICAL	RDRV:8511
338S0778	1	SATA 3GB/S REDRIVER, LOW POWER	U4510	CRITICAL	RDRV:8515A1

BOMOPTIONS:
- RDRV:8511 stuffs PS8511A & associated parts (STRAPS TBD!!!)
- RDRV:8515A1&RDRV:8515A2 stuffs PS8515A & associated parts
- RDRV:NO stuffs bypass path (neither IC or associated parts stuffed)



SYNC MASTER=T27 REF

SYNC DATE=10/01/2009

SATA Connectors

Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH NUM>

REVISION

<E4LABEL>

BRANCH

<BRANCH>

PAGE

45 OF 132

SHEET

42 OF 101


Port Power Switch

Left USB Port A


USB/SMC Debug Mux




Left USB Port B

SYNC MASTER=K17 REF		SYNC DATE=06/15/2009	
PAGE TITLE			
External USB Connectors			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	46 OF 132
		SHEET	43 OF 101









A





PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
353S1381	353S1912		ALL	Intersil ISL60002-33



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
197S0350	1	OSC, XTAL, 32.768KHZ, LF, HF	U5010	CRITICAL	SMC_OSC_YES

SYNC MASTER=K18 SENSORS

SYNC DATE=06/29/2009

Apple Inc.

Apple Support

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER

SIZE

REVISION

BRANCH

PAGE

SHEET

<SCH_NUM>


D


<E4LABEL>

<BRANCH>

50 OF 132

46 OF 101





PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
102S0858	1	RES, 0.010 OHM, 1%, 1/2W, 1206	R5388	CRITICAL	

SYNC MASTER=K18 SENSORS

SYNC DATE=06/29/2009

Current & Voltage Sensing

 Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


DRAWING NUMBER
<SCH_NUM> D

REVISION
<E4LABEL>

BRANCH
<BRANCH>


PAGE
53 OF 132

SHEET
49 OF 101




SYNC MASTER=K18 SENSORS		SYNC DATE=07/02/2009	
PAGE TITLE		Current Sensing	
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	54 OF 132
		SHEET	50 OF 101

GPU Proximity/GPU Die/Left Heat Pipe/Right Fin Stack






CPU Proximity/CPU Die/PCH Proximity/Battery Charger Proximity



Note: EMC1414 can perform Beta Compensation for External Diode 1 only


SYNC MASTER=K18 SENSORS		SYNC DATE=06/18/2009	
PAGE TITLE			
Thermal Sensors			
 Apple Inc.	DRAWING NUMBER		SIZE
	<SCH_NUM>		D
	REVISION		
	<E4LABEL>		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		55 OF 132	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		51 OF 101	






IC	PIN NAME	CURRENT	R_SNS	V_SNS	POWER
TMP102	V+	100A	2.55 KOHM	0.0255 V	0.255E-6 W
3V3 LDO	VDD	800A	10 OHM	0.204 V	16.32E-6 W
PSOC	VOUT	60MA MAX	0.2 OHM	0.012 V	0.72E-3 W
	VDD	8MA (TVP)	1.5 OHM	0.012 V	96E-6 W
		14MA (MAX)		0.021 V	294E-6 W
18V BOOSTER	VIN	4MA (MAX)	4.7 OHM	0.0188 V	75.2E-6 W


KEYBOARD CONNECTOR




ISOLATION CIRCUIT



SMC_MANUAL_RESET_LOGIC



TPAD BUTTONS DISABLE



SYNC MASTER=K19 MLB

SYNC DATE=05/29/2009

WELLSPRING 1

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH_NUM>

REVISION

<E4LABEL>

BRANCH

<BRANCH>

PAGE

57 OF 132

SHEET


53 OF 101

[illegible][illegible][illegible]


R5853 ALWAYS PRESENT

KBD BACKLIGHT CONNECTOR

SYNC MASTER=K19 MLB		SYNC DATE=05/29/2009	
PAGE TITLE			
WELLSPRING 2			
	Apple Inc.		DRAWING NUMBER <SCH NUM>
			SIZE D
			REVISION <E4LABEL>
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I WILL NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		<BRANCH> PAGE 58 OF 132 SHEET 54 OF 101	




Desired orientation when placed on board top-side:




Circle indicates pin 1 location when placed in correct orientation

Desired orientation when placed on board top-side:




Circle indicates pin 1 location when placed in correct orientation


SYNC MASTER=K19 MLB		SYNC DATE=05/29/2009	
PAGE TITLE			
Sudden Motion Sensor (SMS)			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	59 OF 132
		SHEET	55 OF 101



SYNC MASTER=K18 SENSORS		SYNC DATE=07/07/2009	
PAGE TITLE		DRAWING NUMBER	
DEBUG SENSORS AND ADC		<SCH_NUM>	
Apple Inc.		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	
		60 OF 132	
		SHEET	
		56 OF 101	




SYNC MASTER=K17 REF		SYNC DATE=06/15/2009	
PAGE TITLE			
SPI ROM			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	61 OF 132
		SHEET	57 OF 101





NOTES ON CODEC I/O



DIFF FSINPUT= 2.45VRMS
SE FSINPUT= 1.22VRMS
DAC1 FSOUTPUT= 1.34VRMS
DAC2/3 FSOUTPUTDIFF= 2.67VRMS
DAC2/3 FSOUTPUTSE= 1.34VRMS

SYNC MASTER=K18 AUDIO		SYNC DATE=09/21/2009	
PAGE TITLE			
AUDIO: CODEC/REGULATOR			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	
		62 OF 132	
		SHEET	
		58 OF 101	











SYNC MASTER=K18 AUDIO		SYNC DATE=07/29/2009	
PAGE TITLE		AUDIO: JACKS	
	Apple Inc.	DRAWING NUMBER	D
		<SCH_NUM>	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	67 OF 132
		SHEET	62 OF 101

MagSafe DC Power Jack




The chassis ground will otherwise float and can send transients onto ADAPTER_SENSE when AC is connected.

BIL CONNECTOR




3.425V "G3Hot" Supply


Supply needs to guarantee 3.31V delivered to SMC VRef generator



BATTERY CONNECTOR



PAGE TITLE		DRAWING NUMBER	
DC-In & Battery Connectors		<SCH_NUM>	
Apple Inc.		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		69 OF 132	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		64 OF 101	



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
10780139	1	RES,0.010,0.5%,1W,0612-1	R7050	CRITICAL	BATT_3S

SYNC MASTER=K18 POWER

SYNC DATE=06/30/2009

PAGE TITLE

PBus Supply & Battery Charger



Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH_NUM>

REVISION

<E4LABEL>

BRANCH


<BRANCH>

PAGE


70 OF 132

SHEET


65 OF 101



SYNC MASTER=K18 POWER		SYNC DATE=07/13/2009			
PAGE TITLE					
5V / 3.3V Power Supply					
	DRAWING NUMBER		SIZE		
	<SCH_NUM>		D		
	REVISION		<E4LABEL>		
	BRANCH		<BRANCH>		
NOTICE OF PROPRIETARY PROPERTY:					
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:					
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE					
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					
PAGE		72 OF 132			
SHEET		66 OF 101			



SYNC MASTER=K18 POWER		SYNC DATE=07/14/2009	
PAGE TITLE			
1.5V DDR3 Supply			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	73 OF 132
		SHEET	67 OF 101




Loadline = $DCR * K * 5.95 / (R7403 * 2uA/mV)$
Loadline = 1.83 mohm

$VIMON = I_o * DCR * 2uA/mV * R7450$
50 A = 1.00 V

$K = (R7417 || (R7418 + R7419)) / (R7417 || (R7418 + R7419) + R7416) = 0.66$

SYNC MASTER=K18 POWER		SYNC DATE=06/29/2009	
PAGE TITLE			
CPU IMVP VCore Regulator			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	74 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	68 OF 101
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

GFX IMVP VCore




$I_{mon} = I_o \times R7540 \times 2\mu A/mV \times R7515$

$I_{mon} = I_o \times 45.2mV/A$

$22A \Rightarrow 1V$


SYNC MASTER=K18 POWER		SYNC DATE=07/08/2009	
PAGE TITLE			
GFX IMVP VCore Regulator			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	
		75 OF 132	
		SHEET	
		69 OF 101	

CPU VTT (1.05V S0) Regulator




SYNC MASTER=K18 POWER		SYNC DATE=07/14/2009		
PAGE TITLE				
CPUVTT (1.05V) Power Supply				
 Apple Inc.	DRAWING NUMBER		SIZE	
	<SCH_NUM>		D	
	REVISION		<E4LABEL>	
	BRANCH		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:				
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:				
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE				
II NOT TO REPRODUCE OR COPY IT				
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				
PAGE		76	OF 132	
SHEET		70	OF 101	

1.2V S3 Regulator




1.05V S5 LDO


Ibex Peak-M requires JTAG pull-ups to be powered at 1.05V in S5. Pull-ups (3) must be 51 ohms to support XDP (not required in production). 70mA is required to support pull-ups. Alternative is strong voltage dividers (200/100) to 3.3V S5, which burns 100mW in all S-states.



1.8V S0 Regulator



SYNC MASTER=K18 POWER		SYNC DATE=06/29/2009	
PAGE TITLE			
Misc Power Supplies			
 Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	77 OF 132
		SHEET	71 OF 101



SYNC MASTER=K18 POWER

SYNC DATE=06/10/2009

Power FETs

 Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH_NUM>

REVISION

<E4LABEL>

BRANCH

<BRANCH>

PAGE

78 OF 132

SHEET

72 OF 101

State	SMC_PM_G2_ENABLE	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1
Sleep (S3)	1	1	0
Soft-Off (S5)	1	0	0
Battery Off (G3Hot)	0	0	0

D

C

B







A

D

C

B

A



ENET Enable Generation


"ENET" = "S0" || ("S3" && "AC" && "WOL_EN")

NOTE: S3 term is guaranteed by source of R7920 & Q7920, MUST BE S3 RAIL.

3.3V ENET FET

CRITICAL
Q7922
NTR4101P
SOT-23-HF


EXT GPU PWRGD Pullup



WLAN Enable Generation

"WLAN" = ("S3" && "AP_PWR_EN" && ("AC" || "S0"))

NOTE: S3 term is guaranteed by S3 pull-up on open-drain AP_PWR_EN signal.




27MHZ OE EN Generation


3.3V 1.05V AND 1.5V S0 RAILS MONITOR CIRCUIT

GPU Rail Sequencing

GT216 GPU requires rails to come up in the following order:
1) 1.05V 2) GPU 3V3 3) GPU Vcore 4) GDDR3 1V8



SYNC MASTER=K17 REF		SYNC DATE=06/15/2009	
PAGE TITLE		Power Control	
Apple Inc.		DRAWING NUMBER	<SCH_NUM>
		REVISION	<E4LABEL>
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	<BRANCH>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	79 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	73 OF 101
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




Power aliases required by this page:
- =PP1V2_GPU_PEX_PLLXVDD
- =PP1V2_GPU_PEX_I0VDDQ
- =PP1V2_GPU_PEX_I0VDD

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

SYNC MASTER=K17 REF		SYNC DATE=06/15/2009	
PAGE TITLE			
NV GT216 PCI-E			
 Apple Inc.	DRAWING NUMBER	<SCH NUM> D	
	REVISION	<E4LABEL>	
	BRANCH	<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE	80 OF 132		
SHEET	74 OF 101		



Page Notes

Power aliases required by this page:
- =PPVCORE_GPU
- =PP1V8_GPU_FBVDDQ

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

PPVCORE_GPU

78

49

???A @ ???/???MHz Core/Mem Clk for VDD

78 77 76 56 50 8 7 6 PP1V8R1V55_S0GPU_ISNS

Nvidia PRD for GB-128 uses 4x4.7uF, 8x0.47uF, 16x0.1uF

???A @ ???MHz 1.8V GDDR3

SYNC MASTER=K17 REF		SYNC DATE=06/15/2009	
PAGE TITLE			
NV GT216 CORE/FB POWER			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	81 OF 132
		SHEET	75 OF 101

Page Notes

Power aliases required by this page:


```
- =PP1V2_GPU_FBPLLAVDD
- =PP1V8_GPU_FBIO
```


Signal aliases required by this page:

(NONE)

BOM options provided by this page:

(NONE)





Page Notes

Power aliases required by this page:
- ~PPIV8_S0_FB_VDD
- ~PPIV8_S0_FB_VREF_B

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
VRAM4

SYNC MASTER=K17 REF

SYNC DATE=06/15/2009

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


DRAWING NUMBER
<SCH NUM>
D

REVISION
<E4LABEL>

BRANCH
<BRANCH>

PAGE
85 OF 132

SHEET
78 OF 101



Page Notes

Power aliases required by this page:

- PP3V3_GPU_VDD33
- PP3V3_GPU_MIO
- PP1V2_GPU_PLLVDD
- PP1V2_GPU_H_PLLVDD
- PP1V2_GPU_VID_PLLVDD


Signal aliases required by this page:


(NONE)

BOM options provided by this page:

(NONE)

SYNC MASTER=K17 REF		SYNC DATE=06/15/2009	
PAGE TITLE			
NV GT216 GPIO/MIO/MISC			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	86 OF 132
		SHEET	79 OF 101





Page Notes

Power aliases required by this page:

- =PP1V8_GPU_IFPX
- =PP3V3_GPU_IFPCD_IOVDD

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

(NONE)

Sum of peak currents: 240mA

CRITICAL

L8800

300-OHM-0.5A

7mA peak per diff pair

7mA peak for all pairs

PP1V8_GPU_IFPAB_IOVDD_F

MIN LINE WIDTH=0.4 mm

MIN NECK WIDTH=0.2 mm

VOLTAGE=1.8V

OMIT

U8000

NV-GT216

BGA

(5 OF 9)

NO STUFF

R8861

1K

1/16W

MF-LF

402

NO STUFF

R8860

1K

1/16W

MF-LF

402

SYNC MASTER=K17 REF

SYNC DATE=06/15/2009

PAGE TITLE

NV GT216 VIDEO INTERFACES



Apple Inc.

DRAWING NUMBER

<SCH_NUM>

REVISION

<E4LABEL>

BRANCH

<BRANCH>

PAGE


88 OF 132

SHEET

81 OF 101

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

GPU VCore Regulator



GPU VCore Setpoints									
VID4	VID3	VID2	VID1	VID0	Voltage	Max Batt	Balanced	Max perf	
1	0	1	0	1	0.74675V	K18			-
1	0	0	1	0	0.82400V	-	K18		-
0	1	1	1	1	0.90125V	-	-		K18

K18 Default Vcore Setpoints

BOM GROUP	BOM OPTIONS
GPUVID_0P75V	GPUVID4_1,GPUVID3_0,GPUVID2_1,GPUVID1_0,GPUVID0_1
GPUVID_0P82V	GPUVID4_1,GPUVID3_0,GPUVID2_0,GPUVID1_1,GPUVID0_0
GPUVID_0P90V	GPUVID4_0,GPUVID3_1,GPUVID2_1,GPUVID1_1,GPUVID0_1

SYNC MASTER=K18 POWER

SYNC DATE=07/14/2009

GPU (GT216) CORE SUPPLY

Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


DRAWING NUMBER
<SCH_NUM>
REVISION
<E4LABEL>
BRANCH
<BRANCH>
PAGE
89 OF 132
SHEET
82 OF 101

LVDS Transmitter Termination


All emulated LVDS outputs require this termination



DisplayPort Mux




LVDS DDC MUX



SYNC MASTER=K17 REF		SYNC DATE=06/15/2009	
PAGE TITLE			
Muxed Graphics Support			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		<E4LABEL>	<BRANCH>
		PAGE	93 OF 132
		SHEET	84 OF 101

D

A



GMUX CPLD

LVDS Receiver Termination

Required Pullups

Required Pulldowns

PT7A	A2	LVDS_B_DATA_P<0>	000	04 08
PT7B	A3	LVDS_B_DATA_N<0>	000	04 08
PT8A	A1	LVDS_B_DATA_P<1>	000	04 08
PT8B	B3	LVDS_B_DATA_N<1>	000	04 08
PT9A	C5	LVDS_B_DATA_P<2>	000	04 08
PT9B	A5	LVDS_B_DATA_N<2>	000	04 08
PT14A	B6	EG_PWRSEQ_EN	000	04 08
PT14B	C7	GMUX_DEBUG_RESET_L	000	04 08
PT15A	A6	LVDS_A_CLK_P	000	04 08
PT15B	A7	LVDS_A_CLK_N	000	04 08
PT16A	C8	LVDS_B_CLK_P	000	04 08
PT16B	C9	LVDS_B_CLK_N	000	04 08
PT17A	A8	LVDS_A_DATA_P<0>	000	04 08
PT17B	B9	LVDS_A_DATA_N<0>	000	04 08
PT18A	A9	LVDS_A_DATA_P<1>	000	04 08
PT18B	C10	LVDS_A_DATA_N<1>	000	04 08
PT19A	B10	LVDS_A_DATA_P<2>	000	04 08
PT19B	A10	LVDS_A_DATA_N<2>	000	04 08
PT20A	A11	GND		
PT20B	B12	GND		
PT28A	B13	GND		
PT28B	A13	GND		

SYNC MASTER=K17 REF

SYNC DATE=06/15/2009

Graphics MUX (GMUX)

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH NUM>

REVISION

<E4LABEL>

BRANCH


<BRANCH>

PAGE


96 OF 132


SHEET

87 OF 101



SYNC MASTER=K18 BKL		SYNC DATE=07/29/2009	
PAGE TITLE			
LCD BACKLIGHT DRIVER			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	97 OF 132
		SHEET	88 OF 101
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			





8	7	6	5	4	3	2	1
D							D
C							C
B							B
A							A
8	7	6			3	2	1

SYNC MASTER=K18 POWER

SYNC DATE=06/10/2009

Page Title

Misc Power Supplies

 Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH_NUM>

REVISION

<E4LABEL>

BRANCH

<BRANCH>

PAGE

99 OF 132

SHEET

90 OF 101

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CPU_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	*	=STANDARD	?
CPU_8MIL	*	8 MIL	?
CPU_COMP	*	20 MIL	?
CPU_ITP	*	=2:1_SPACING	?
CPU_VCCSENSE	*	25 MIL	?

Most CPU signals with impedance requirements are 50-ohm single-ended.
Some signals require 27.4-ohm single-ended impedance.

SOURCE: Calpella SFF DG (DG-407364_v1.5), Section 2.8

PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
CLK_PCIE_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	=3X_DIELECTRIC	?
CLK_PCIE	*	20 MIL	?

SOURCE: Calpella SFF DG (DG-407364_v1.5), Section 2.1 and Table 4-184.

CPU Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE	
	PHYSICAL	SPACING
DMI_S2N	PCIE_85D	PCIE
DMI_S2N	PCIE_85D	PCIE
DMI_N2S	PCIE_85D	PCIE
DMI_N2S	PCIE_85D	PCIE
FDI_DATA	PCIE_85D	PCIE
FDI_DATA	PCIE_85D	PCIE
	CPU_50S	CPU_AGTL
	CPU_50S	CPU_AGTL
	CPU_50S	CPU_AGTL
	CPU_50S	CPU_AGTL
CPU_PECT	CPU_50S	PCIE
FSB_CPURST_L	CPU_50S	CPU_AGTL
PM_SYNC	CPU_50S	CPU_AGTL
PM_MEM_PWRGD	CPU_50S	CPU_AGTL
CPU_VTT_S0_PGOOD	CPU_50S	CPU_AGTL
XDP_XPU_PWRGOOD	CPU_50S	CPU_ITP
XDP_DBRESET_L	CPU_50S	CPU_ITP
XDP_PRDY_L	CPU_50S	CPU_ITP
XDP_PREQ_L	CPU_50S	CPU_ITP
	CPU_50S	CPU_AGTL
	CPU_50S	CPU_AGTL
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP
CPU_CFG	CPU_50S	CPU_ITP
CPU_CATERR_L	CPU_50S	CPU_AGTL
	CPU_50S	CPU_AGTL
CPU_PROCHOT_L	CPU_50S	CPU_AGTL
CPU_PWRGD	CPU_50S	CPU_AGTL
PM_THRMTRIP_L	CPU_50S	CPU_8MIL
FSB_CLK_CPU	CLK_PCIE_90D	CLK_PCIE
FSB_CLK_CPU	CLK_PCIE_90D	CLK_PCIE
FSB_CLK_ITP	CLK_PCIE_90D	CLK_PCIE
FSB_CLK_ITP	CLK_PCIE_90D	CLK_PCIE
PCIE_CLK100M_CPU	CLK_PCIE_90D	CLK_PCIE
PCIE_CLK100M_CPU	CLK_PCIE_90D	CLK_PCIE
	CPU_55S	CPU_8MIL
PM DPRSLPVR	CPU_50S	CPU_AGTL
	CPU_27P4S	CPU_COMP
	CPU_27P4S	CPU_COMP
CPU_COMP	CPU_27P4S	CPU_COMP
CPU_COMP	CPU_27P4S	CPU_COMP
CPU_COMP	CPU_27P4S	CPU_COMP
CPU_COMP	CPU_27P4S	CPU_COMP
XDP_TDI	CPU_50S	CPU_ITP
XDP_TDO	CPU_50S	CPU_ITP
XDP_TMS	CPU_50S	CPU_ITP
XDP_TCK	CPU_50S	CPU_ITP
XDP_TRST_L	CPU_50S	CPU_ITP
XDP_BPM_L	CPU_50S	CPU_ITP
XDP_BPM_L	CPU_50S	CPU_ITP
(FSB_CPURST_L)	CPU_50S	CPU_ITP
	CPU_55S	CPU_8MIL
	CPU_50S	CPU_AGTL
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE
PM DPRSLPVR	CPU_50S	CPU_AGTL
	CPU_50S	CPU_AGTL
	CPU_50S	CPU_AGTL
	PCIE_85D	PCIE
	PCIE_85D	PCIE
PEG_R2D	PCIE_85D	PCIE
	PCIE_85D	PCIE
PEG_D2R	PCIE_85D	PCIE
	PCIE_85D	PCIE
	PCIE_85D	PCIE
	PCIE_85D	PCIE
	PCIE_85D	PCIE

SYNC MASTER=K17 REF		SYNC DATE=06/15/2009	
PAGE TITLE			
CPU Constraints			
 Apple Inc.	DRAWING NUMBER		SIZE
	<SCH_NUM>		D
	REVISION		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	<E4LABEL>		
	BRANCH		
	<BRANCH>		
	PAGE	100 OF 132	
	SHEET	91 OF 101	

Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
LVDS_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3x_DIELECTRIC	?
LVDS	*	=3x_DIELECTRIC	?

LVDS intra-pair matching should be 5 mils. Pairs should be within 100 mils of clock length.
DisplayPort/TMD5 intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps.
DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals.
Max length of LVDS/DisplayPort/TMD5 traces: 12 inches.
SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Sections 2.5.3 & 2.5.4.

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	*	=4x_DIELECTRIC	?
SATA_ICOMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.7.1.

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_USB_RBIA5	*	=STANDARD	8 MIL	8 MIL	=STANDARD	=STANDARD	=STANDARD
USB_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=2x_DIELECTRIC	?	USB	TOP,BOTTOM	=4x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for IbeX Peak M (DG-398905-398905_v1.5), Section 3.8

PCH Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
DP_MI	DP_85D	DISPLAYPORT	DP_IG_MI_P<3..0>	8 84
DP_MI	DP_85D	DISPLAYPORT	DP_IG_MI_N<3..0>	8 84
DP_AUX_CH	DP_85D	DISPLAYPORT	DP_IG_AUX_CH_P	8 18 84
DP_AUX_CH	DP_85D	DISPLAYPORT	DP_IG_AUX_CH_N	8 18 84
LVDS_IG_A_CLK	LVDS_85D	LVDS	LVDS_IG_A_CLK_P	18 87
LVDS_IG_A_CLK	LVDS_85D	LVDS	LVDS_IG_A_CLK_N	18 87
LVDS_IG_A_DATA	LVDS_85D	LVDS	LVDS_IG_A_DATA_P<2..0>	18 87
LVDS_IG_A_DATA	LVDS_85D	LVDS	LVDS_IG_A_DATA_N<2..0>	18 87
LVDS_IG_A_DATA3	LVDS_85D	LVDS	NC LVDS_IG_A_DATA_P<3>	8 18
LVDS_IG_A_DATA3	LVDS_85D	LVDS	NC LVDS_IG_A_DATA_N<3>	8 18
LVDS_IG_B_CLK	LVDS_85D	LVDS	TP LVDS_IG_B_CLKP	6 8 18
LVDS_IG_B_CLK	LVDS_85D	LVDS	TP LVDS_IG_B_CLKN	6 8 18
LVDS_IG_B_DATA	LVDS_85D	LVDS	LVDS_IG_B_DATA_P<2..0>	18 88
LVDS_IG_B_DATA	LVDS_85D	LVDS	LVDS_IG_B_DATA_N<2..0>	18 87
LVDS_IG_B_DATA3	LVDS_85D	LVDS	NC LVDS_IG_B_DATA_P<3>	8 18
LVDS_IG_B_DATA3	LVDS_85D	LVDS	NC LVDS_IG_B_DATA_N<3>	8 18
SATA_HDD_R2D	SATA_90D	SATA	SATA_HDD_R2D_C_P	17 42
	SATA_90D	SATA	SATA_HDD_R2D_C_N	17 42
	SATA_90D	SATA	SATA_HDD_R2D_P	6 42
	SATA_90D	SATA	SATA_HDD_R2D_N	6 42
SATA_HDD_D2R	SATA_90D	SATA	SATA_HDD_D2R_P	17 42
	SATA_90D	SATA	SATA_HDD_D2R_N	17 42
	SATA_90D	SATA	SATA_HDD_D2R_C_P	6 42
	SATA_90D	SATA	SATA_HDD_D2R_C_N	6 42
SATA_ODD_R2D	SATA_90D	SATA	SATA_ODD_R2D_C_P	17 42
	SATA_90D	SATA	SATA_ODD_R2D_C_N	17 42
	SATA_90D	SATA	SATA_ODD_R2D_P	6 42
	SATA_90D	SATA	SATA_ODD_R2D_N	6 42
SATA_ODD_D2R	SATA_90D	SATA	SATA_ODD_D2R_P	17 42
	SATA_90D	SATA	SATA_ODD_D2R_N	17 42
	SATA_90D	SATA	SATA_ODD_D2R_C_P	6 42
	SATA_90D	SATA	SATA_ODD_D2R_C_N	6 42
SATA_HDD_R2D	SATA_90D	SATA	SATA_HDD_R2D_RDRV_IN_P	42
	SATA_90D	SATA	SATA_HDD_R2D_RDRV_IN_N	42
	SATA_90D	SATA	SATA_HDD_R2D_RDRV_OUT_P	42
	SATA_90D	SATA	SATA_HDD_R2D_RDRV_OUT_N	42
SATA_HDD_D2R	SATA_90D	SATA	SATA_HDD_D2R_RDRV_IN_P	42
	SATA_90D	SATA	SATA_HDD_D2R_RDRV_IN_N	42
	SATA_90D	SATA	SATA_HDD_D2R_RDRV_OUT_P	42
	SATA_90D	SATA	SATA_HDD_D2R_RDRV_OUT_N	42
PCH_SATA_ICOMP		SATA_ICOMP	PCH_SATAICOMP	17
USB_HUB1_UP	USB_85D	USB	USB_HUB1_UP_P	19 35
	USB_85D	USB	USB_HUB1_UP_N	19 35
USB_HUB2_UP	USB_85D	USB	USB_HUB2_UP_P	19 36
	USB_85D	USB	USB_HUB2_UP_N	19 36
USB_EXTA	USB_85D	USB	USB_EXTA_P	36 43
	USB_85D	USB	USB_EXTA_N	36 43
USB_EXTB	USB_85D	USB	USB_EXTB_P	35 43
	USB_85D	USB	USB_EXTB_N	35 43
USB_EXTC	USB_85D	USB	USB_EXTC_P	8 35
	USB_85D	USB	USB_EXTC_N	8 35
USB_EXTD	USB_85D	USB	USB_EXTD_P	
	USB_85D	USB	USB_EXTD_N	
USB_MINI	USB_85D	USB	USB_MINI_P	
	USB_85D	USB	USB_MINI_N	
USB_WM	USB_85D	USB	USB_WM_P	
	USB_85D	USB	USB_WM_N	
USB_CAMERA	USB_85D	USB	USB_CAMERA_CONN_P	6 33
	USB_85D	USB	USB_CAMERA_CONN_N	6 33
USB_BT	USB_85D	USB	USB_BT_P	33 36
	USB_85D	USB	USB_BT_N	33 36
USB_TPAD	USB_85D	USB	USB_TPAD_P	36 53
	USB_85D	USB	USB_TPAD_N	36 53
USB_IR	USB_85D	USB	USB_IR_P	35 44
	USB_85D	USB	USB_IR_N	35 44
USB_SD CARD	USB_85D	USB	USB_SD CARD_P	8 34 36
	USB_85D	USB	USB_SD CARD_N	8 34 36
USB_BRCRYPT	USB_85D	USB	USB_BRCRYPT_P	19 101
	USB_85D	USB	USB_BRCRYPT_N	19 101
PCH_USB_RBIAS	PCH_USB_RBIAS		PCH_USB_RBIAS	19
PCH_CLK100M_PCH	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_PCH_P	17 26

SYNC MASTER=K17 REF		SYNC DATE=06/15/2009	
PAGE TITLE			
PCH Constraints 1			
 Apple Inc.	DRAWING NUMBER		SIZE
	<SCH_NUM>		D
	REVISION		
	<E4LABEL>		
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
BRANCH		<BRANCH>	
PAGE		102 OF 132	
SHEET		93 OF 101	

CAESAR II (Ethernet) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_3X	*	=3:1_SPACING	?

SOURCE: Broadcom 5764-DS04-RDS Page 38

CAESAR II (Ethernet PHY) Constraints

[illegible]


SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_MDI	*	0.6 MM	?

SOURCE: Broadcom 5764-DS04-RDS Page 38

Ethernet Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
		ENET_50S	ENET_3X	BCM5764_CLK25M_XTALI
		ENET_50S	ENET_3X	BCM5764_CLK25M_XTALO
		ENET_50S	ENET_3X	ENET_RESET_L
	ENET_MDI	ENET_100D	ENET_MDI	ENET_MDI_P<3..0>
		ENET_100D	ENET_MDI	ENET_MDI_N<3..0>

SYNC MASTER=K17 REF		SYNC DATE=06/15/2009	
PAGE TITLE			
Ethernet Constraints			
 Apple Inc.		DRAWING NUMBER <SCH NUM>	SIZE D
		REVISION <E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH <BRANCH>	
		PAGE 104 OF 132	
		SHEET 95 OF 101	



8

7

6

3

2

1

FireWire Constraints

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH_NUM>

REVISION

<E4LABEL>

BRANCH

<BRANCH>

PAGE

105 OF 132

SHEET

96 OF 101

8

7

6

3

2

1

D

C

B

A

D

C

B

A

SMC SMBus Net Properties

SMBus Charger Net Properties

SYNCH MASTER=K17 REF		SYNCH DATE=06/15/2009	
PAGE TITLE			
SMC Constraints			
 Apple Inc.		DRAWING NUMBER <SCH_NUM>	
		SIZE D	
		REVISION <E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH <BRANCH>	
		PAGE 106 OF 132	
		SHEET 97 OF 101	

GDDR3 Frame Buffer Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
GDDR3_40R55SE	*	=55_OHM_SE	=40_OHM_SE	0.095 MM	12.7 MM	=STANDARD	=STANDARD
GDDR3_40SE	*	=40_OHM_SE	=40_OHM_SE	0.095 MM	=40_OHM_SE	=STANDARD	=STANDARD
GDDR3_80D	*	=85_OHM_DIFF	=85_OHM_DIFF	0.095 MM	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GDDR3_CLK	*	=2.5:1_SPACING	?
GDDR3_CMD	*	=2.5:1_SPACING	?
GDDR3_DATA	*	=2.5:1_SPACING	?
GDDR3_DQS	*	=2.5:1_SPACING	?

Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
LVDS_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3x_DIELECTRIC	?
LVDS	*	=3x_DIELECTRIC	?

LVDS intra-pair matching should be 0.127 mm. Pairs should be within 0.508mm of entire channel.
DisplayPort/TMDS intra-pair matching should be 0.127mm. Inter-pair matching should be within 2.54cm. Max Length 241.3mm.
DisplayPort AUX CH intra-pair matching should be 0.127mm. Max length 330.2mm.
Max length of LVDS/DisplayPort/TMDS traces: 13 inches.
SOURCE: Calpella SFF DG Rev 1.5 (407364) and Family GPU DG-04202-001-v04.

GDDR3 FB A/B Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
	FB_A_CLK	GDDR3_80D	GDDR3_CLK	FB A CLK P<0>
		GDDR3_80D	GDDR3_CLK	FB A CLK N<0>
	FB_B_CLK	GDDR3_80D	GDDR3_CLK	FB A CLK P<1>
		GDDR3_80D	GDDR3_CLK	FB A CLK N<1>
	FB_AB_CMD	GDDR3_40R55SE	GDDR3_CMD	FB A MA<1..0>
	FB_AB_CMD	GDDR3_40R55SE	GDDR3_CMD	FB A MA<12..6>
	FB_AB_CMD	GDDR3_40R55SE	GDDR3_CMD	FB A BA<2..0>
	FB_AB_CMD	GDDR3_40R55SE	GDDR3_CMD	FB A RAS L
	FB_AB_CMD	GDDR3_40R55SE	GDDR3_CMD	FB A UCAS L
	FB_AB_CMD	GDDR3_40R55SE	GDDR3_CMD	FB A WE L
	FB_AB_CMD_PD	GDDR3_40R55SE	GDDR3_CMD	FB A UCKE
	FB_AB_CMD_PD	GDDR3_40R55SE	GDDR3_CMD	FB A LCKE
FB00	FB_AB_CS0	GDDR3_40R55SE	GDDR3_CMD	FB A LCS0 L
	FB_AB_CMD_PD	GDDR3_40R55SE	GDDR3_CMD	FB A DRAM_RST
	FB_A_CMD	GDDR3_40SE	GDDR3_CMD	FB A LMA<5..2>
	FB_B_CMD	GDDR3_40SE	GDDR3_CMD	FB A UMA<5..2>
	FB_A_WDOS0	GDDR3_40SE	GDDR3_DQS	FB A WDQS<0>
	FB_A_WDOS1	GDDR3_40SE	GDDR3_DQS	FB A WDQS<1>
	FB_A_WDOS2	GDDR3_40SE	GDDR3_DQS	FB A WDQS<2>
	FB_A_WDOS3	GDDR3_40SE	GDDR3_DQS	FB A WDQS<3>
	FB_A_RDOS0	GDDR3_40SE	GDDR3_DQS	FB A RDQS<0>
	FB_A_RDOS1	GDDR3_40SE	GDDR3_DQS	FB A RDQS<1>
	FB_A_RDOS2	GDDR3_40SE	GDDR3_DQS	FB A RDQS<2>
	FB_A_RDOS3	GDDR3_40SE	GDDR3_DQS	FB A RDQS<3>
	FB_A_DO_BYTE0	GDDR3_40SE	GDDR3_DATA	FB A DO<7..0>
	FB_A_DO_BYTE1	GDDR3_40SE	GDDR3_DATA	FB A DO<15..8>
	FB_A_DO_BYTE2	GDDR3_40SE	GDDR3_DATA	FB A DO<23..16>
	FB_A_DO_BYTE3	GDDR3_40SE	GDDR3_DATA	FB A DO<31..24>
	FB_A_DOM0	GDDR3_40SE	GDDR3_DATA	FB A DOM L<0>
	FB_A_DOM1	GDDR3_40SE	GDDR3_DATA	FB A DOM L<1>
	FB_A_DOM2	GDDR3_40SE	GDDR3_DATA	FB A DOM L<2>
	FB_A_DOM3	GDDR3_40SE	GDDR3_DATA	FB A DOM L<3>
	FB_B_WDOS0	GDDR3_40SE	GDDR3_DQS	FB A WDQS<4>
	FB_B_WDOS1	GDDR3_40SE	GDDR3_DQS	FB A WDQS<5>
	FB_B_WDOS2	GDDR3_40SE	GDDR3_DQS	FB A WDQS<6>
	FB_B_WDOS3	GDDR3_40SE	GDDR3_DQS	FB A WDQS<7>
	FB_B_RDOS0	GDDR3_40SE	GDDR3_DQS	FB A RDQS<4>
	FB_B_RDOS1	GDDR3_40SE	GDDR3_DQS	FB A RDQS<5>
	FB_B_RDOS2	GDDR3_40SE	GDDR3_DQS	FB A RDQS<6>
	FB_B_RDOS3	GDDR3_40SE	GDDR3_DQS	FB A RDQS<7>
	FB_B_DO_BYTE0	GDDR3_40SE	GDDR3_DATA	FB A DO<39..32>
	FB_B_DO_BYTE1	GDDR3_40SE	GDDR3_DATA	FB A DO<47..40>
	FB_B_DO_BYTE2	GDDR3_40SE	GDDR3_DATA	FB A DO<55..48>
	FB_B_DO_BYTE3	GDDR3_40SE	GDDR3_DATA	FB A DO<63..56>
	FB_B_DOM0	GDDR3_40SE	GDDR3_DATA	FB A DOM L<4>
	FB_B_DOM1	GDDR3_40SE	GDDR3_DATA	FB A DOM L<5>
	FB_B_DOM2	GDDR3_40SE	GDDR3_DATA	FB A DOM L<6>
	FB_B_DOM3	GDDR3_40SE	GDDR3_DATA	FB A DOM L<7>

G96 Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
				GPU_CLK27M
	CLK27M_P0816	CLK_SLOW_55S	CLK_SLOW	GPU_CLK27M_SS
	CK505_CLK27MSS	CLK_SLOW_55S	CLK_SLOW	LVDS_EG_A_CLK_P
	LVDS_EG_A_CLK	LVDS_85D	LVDS	LVDS_EG_A_CLK_N
	LVDS_EG_A_CLK	LVDS_85D	LVDS	LVDS_EG_A_DATA_P<2..0>
	LVDS_EG_A_DATA	LVDS_85D	LVDS	LVDS_EG_A_DATA_N<2..0>
	LVDS_EG_A_DATA	LVDS_85D	LVDS	NC_LVDS_EG_A_DATA_P<3>
	LVDS_EG_A_DATA3	LVDS_85D	LVDS	NC_LVDS_EG_A_DATA_N<3>
	LVDS_EG_B_DATA	LVDS_85D	LVDS	LVDS_EG_B_DATA_P<2..0>
	LVDS_EG_B_DATA	LVDS_85D	LVDS	LVDS_EG_B_DATA_N<2..0>
	LVDS_EG_B_DATA3	LVDS_85D	LVDS	NC_LVDS_EG_B_DATA_P<3>
	LVDS_EG_B_DATA3	LVDS_85D	LVDS	NC_LVDS_EG_B_DATA_N<3>
	DP_ML	DP_85D	DISPLAYPORT	DP_EG_ML_P<3..0>
	DP_ML	DP_85D	DISPLAYPORT	DP_EG_ML_N<3..0>
	DP_AUX_CH	DP_85D	DISPLAYPORT	DP_EG_AUX_CH_P
	DP_AUX_CH	DP_85D	DISPLAYPORT	DP_EG_AUX_CH_N
	DP_C	DP_85D	DISPLAYPORT	DP_EG_AUX_CH_C_P
	DP_C	DP_85D	DISPLAYPORT	DP_EG_AUX_CH_C_N

GDDR3 FB C/D Net Properties

ELECTRICAL_CONSTRAINT_SET		SET_TYPE	PHYSICAL	SPACING	
	FB_C_CLK	GDDR3_80D	GDDR3_CLK	FB_B_CLK_P<0>	76 78
	FB_D_CLK	GDDR3_80D	GDDR3_CLK	FB_B_CLK_N<0>	76 78
	FB_C_CLK	GDDR3_80D	GDDR3_CLK	FB_B_CLK_P<1>	76 78
	FB_C_CLK	GDDR3_80D	GDDR3_CLK	FB_B_CLK_N<1>	76 78
	FB_CD_CMD	GDDR3_40R55SE	GDDR3_CMD	FB_B_MA<1..0>	76 78
	FB_CD_CMD	GDDR3_40R55SE	GDDR3_CMD	FB_B_MA<12..6>	76 78
	FB_CD_CMD	GDDR3_40R55SE	GDDR3_CMD	FB_B_BA<2..0>	76 78
	FB_CD_CMD	GDDR3_40R55SE	GDDR3_CMD	FB_B_RAS_L	76 78
	FB_CD_CMD	GDDR3_40R55SE	GDDR3_CMD	FB_B_UCAS_L	76 78
	FB_CD_CMD	GDDR3_40R55SE	GDDR3_CMD	FB_B_WE_L	76 78
	FB_CD_CMD_PD	GDDR3_40R55SE	GDDR3_CMD	FB_B_UCKE	76 78
	FB_CD_CMD_PD	GDDR3_40R55SE	GDDR3_CMD	FB_B_LCKE	76 78
825	FB_CD_CS0	GDDR3_40R55SE	GDDR3_CMD	FB_B_LCS0_L	76 78
	FB_CD_CMD_PD	GDDR3_40R55SE	GDDR3_CMD	FB_B_DRAM_RST	76 78
	FB_C_CMD	GDDR3_40SE	GDDR3_CMD	FB_B_LMA<5..2>	76 78
	FB_D_CMD	GDDR3_40SE	GDDR3_CMD	FB_B_UMA<5..2>	76 78
	FB_C_WDOS0	GDDR3_40SE	GDDR3_DOS	FB_B_WDOS<0>	76 78
	FB_C_WDOS1	GDDR3_40SE	GDDR3_DOS	FB_B_WDOS<1>	76 78
	FB_C_WDOS2	GDDR3_40SE	GDDR3_DOS	FB_B_WDOS<2>	76 78
	FB_C_WDOS3	GDDR3_40SE	GDDR3_DOS	FB_B_WDOS<3>	76 78
	FB_C_RDQS0	GDDR3_40SE	GDDR3_DOS	FB_B_RDQS<0>	76 78
	FB_C_RDQS1	GDDR3_40SE	GDDR3_DOS	FB_B_RDQS<1>	76 78
	FB_C_RDQS2	GDDR3_40SE	GDDR3_DOS	FB_B_RDQS<2>	76 78
	FB_C_RDQS3	GDDR3_40SE	GDDR3_DOS	FB_B_RDQS<3>	76 78
	FB_C_DQ_BYTE0	GDDR3_40SE	GDDR3_DATA	FB_B_DQ<7..0>	76 78
	FB_C_DQ_BYTE1	GDDR3_40SE	GDDR3_DATA	FB_B_DQ<15..8>	76 78
	FB_C_DQ_BYTE2	GDDR3_40SE	GDDR3_DATA	FB_B_DQ<23..16>	76 78
	FB_C_DQ_BYTE3	GDDR3_40SE	GDDR3_DATA	FB_B_DQ<31..24>	76 78
	FB_C_DOM0	GDDR3_40SE	GDDR3_DATA	FB_B_DOM_L<0>	76 78
	FB_C_DOM1	GDDR3_40SE	GDDR3_DATA	FB_B_DOM_L<1>	76 78
	FB_C_DOM2	GDDR3_40SE	GDDR3_DATA	FB_B_DOM_L<2>	76 78
	FB_C_DOM3	GDDR3_40SE	GDDR3_DATA	FB_B_DOM_L<3>	76 78
	FB_D_WDOS0	GDDR3_40SE	GDDR3_DOS	FB_B_WDOS<4>	76 78
	FB_D_WDOS1	GDDR3_40SE	GDDR3_DOS	FB_B_WDOS<5>	76 78
	FB_D_WDOS2	GDDR3_40SE	GDDR3_DOS	FB_B_WDOS<6>	76 78
	FB_D_WDOS3	GDDR3_40SE	GDDR3_DOS	FB_B_WDOS<7>	76 78
	FB_D_RDQS0	GDDR3_40SE	GDDR3_DOS	FB_B_RDQS<4>	76 78
	FB_D_RDQS1	GDDR3_40SE	GDDR3_DOS	FB_B_RDQS<5>	76 78
	FB_D_RDQS2	GDDR3_40SE	GDDR3_DOS	FB_B_RDQS<6>	76 78
	FB_D_RDQS3	GDDR3_40SE	GDDR3_DOS	FB_B_RDQS<7>	76 78
	FB_D_DQ_BYTE0	GDDR3_40SE	GDDR3_DATA	FB_B_DQ<39..32>	76 78
	FB_D_DQ_BYTE1	GDDR3_40SE	GDDR3_DATA	FB_B_DQ<47..40>	76 78
	FB_D_DQ_BYTE2	GDDR3_40SE	GDDR3_DATA	FB_B_DQ<55..48>	76 78
	FB_D_DQ_BYTE3	GDDR3_40SE	GDDR3_DATA	FB_B_DQ<63..56>	76 78
	FB_D_DOM0	GDDR3_40SE	GDDR3_DATA	FB_B_DOM_L<4>	76 78
	FB_D_DOM1	GDDR3_40SE	GDDR3_DATA	FB_B_DOM_L<5>	76 78
	FB_D_DOM2	GDDR3_40SE	GDDR3_DATA	FB_B_DOM_L<6>	76 78
	FB_D_DOM3	GDDR3_40SE	GDDR3_DATA	FB_B_DOM_L<7>	76 78
826	FB_AB_CMD	GDDR3_40R55SE	GDDR3_CMD	FB_A_LCAS_L	76 77
827	FB_CD_CMD	GDDR3_40R55SE	GDDR3_CMD	FB_B_LCAS_L	76 78

MUXGFX Net Properties

ELECTRICAL_CONSTRAINT_SET		PHYSICAL	NET_TYPE	SPACING	
E1125	LVDS_A_CLK	LVDS_85D	LVDS	LVDS_A_CLK_P	84 87
E1127	LVDS_A_CLK	LVDS_85D	LVDS	LVDS_A_CLK_N	84 87
E1129	LVDS_A_DATA	LVDS_85D	LVDS	LVDS_A_DATA_P<2..0>	84 87
E1130	LVDS_A_DATA	LVDS_85D	LVDS	LVDS_A_DATA_N<2..0>	84 87
E1132	LVDS_B_CLK	LVDS_85D	LVDS	LVDS_B_CLK_P	84 87
E1133	LVDS_B_CLK	LVDS_85D	LVDS	LVDS_B_CLK_N	84 87
E1135	LVDS_B_DATA	LVDS_85D	LVDS	LVDS_B_DATA_P<2..0>	84 87
E1136	LVDS_B_DATA	LVDS_85D	LVDS	LVDS_B_DATA_N<2..0>	84 87
E1181		LVDS_85D	LVDS	LVDS_CONN_A_CLK_F_P	6 83
E1182		LVDS_85D	LVDS	LVDS_CONN_A_CLK_F_N	6 83
E1183		LVDS_85D	LVDS	LVDS_CONN_B_CLK_F_P	6 83
E1184		LVDS_85D	LVDS	LVDS_CONN_B_CLK_F_N	6 83
E1185		LVDS_85D	LVDS	LVDS_CONN_A_CLK_P	83 84
E1186		LVDS_85D	LVDS	LVDS_CONN_A_CLK_N	83 84
E1187		LVDS_85D	LVDS	LVDS_CONN_A_DATA_P<2..0>	6 83 84
E1188		LVDS_85D	LVDS	LVDS_CONN_A_DATA_N<2..0>	6 83 84
E1189		LVDS_85D	LVDS	LVDS_CONN_B_CLK_P	83 84
E1190		LVDS_85D	LVDS	LVDS_CONN_B_CLK_N	83 84
E1191		LVDS_85D	LVDS	LVDS_CONN_B_DATA_P<2..0>	6 83 84
E1192		LVDS_85D	LVDS	LVDS_CONN_B_DATA_N<2..0>	6 83 84
E2125	DP_ML	DP_85D	DISPLAYPORT	DP_ML_C_P<3..0>	85
E2126		DP_85D	DISPLAYPORT	DP_ML_C_N<3..0>	85
E2127	DP_ML	DP_85D	DISPLAYPORT	DP_ML_P<3..0>	84 85
E2128		DP_85D	DISPLAYPORT	DP_ML_N<3..0>	84 85
E2129	DP_ML	DP_85D	DISPLAYPORT	DP_ML_CONN_P<3..0>	85
E2130		DP_85D	DISPLAYPORT	DP_ML_CONN_N<3..0>	85
E2131	DP_AUX_CH	DP_85D	DISPLAYPORT	DP_AUX_CH_C_P	84 85
E2132	DP_AUX_CH	DP_85D	DISPLAYPORT	DP_AUX_CH_C_N	84 85

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_I101_55S	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
THERM_I101_55S	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
DIFFPAIR	*	=1:1_DIFFPAIR			=1:1_DIFFPAIR	=1:1_DIFFPAIR	=1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	=2:1_SPACING	7
THERM	*	=2:1_SPACING	7
AUDIO	*	=2:1_SPACING	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_COMP	GND	*	GND_F2MM
CPU_VCCSENSE	GND	*	GND_F2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENETCONN	*	25 MILS	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
ENET_MDI	GND	*	GND_P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	GND	*	GND_P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.20 MM	1000
PWR_P2MM	*	0.20 MM	1000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	GND	*	GND_P2MM
PCIE	GND	*	GND_P2MM
SATA	GND	*	GND_P2MM
USB	GND	*	GND_P2MM
CLK_PCIE	SB_POWER	*	PWR_P2MM
SATA	SB_POWER	*	PWR_P2MM
USB	SB_POWER	*	PWR_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	GND	*	GND_P2MM
MEM_CMD	GND	*	GND_P2MM
MEM_CTRL	GND	*	GND_P2MM
MEM_DATA	GND	*	GND_P2MM
MEM_DQS	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
LVDS	GND	*	GND_P2MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S OVERRIDE	*	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	100 MIL OVERRIDE	OVERRIDE	OVERRIDE
MEM_72D OVERRIDE	*	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	100 MIL OVERRIDE	OVERRIDE	OVERRIDE
PCIE_85D OVERRIDE	*	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	10 mm OVERRIDE	OVERRIDE	OVERRIDE
USB_85D OVERRIDE	TOP OVERRIDE	OVERRIDE	OVERRIDE	0.1 MM OVERRIDE	500 MIL OVERRIDE	OVERRIDE	OVERRIDE
CPU_27P4S OVERRIDE	BOTTOM OVERRIDE	OVERRIDE	OVERRIDE	0.23 MM OVERRIDE	100 MIL OVERRIDE	OVERRIDE	OVERRIDE

Graphics , SATA Constraint Relaxations

Alternate diffpair width/gap through BGA fanout areas (95-ohm diff)

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
LVDS_85D	BGA	LVDS_85D
DP_85D	BGA	100_DIFF_BGA
SATA_90D	BGA	100_DIFF_BGA
CLK_PCIE_90D	BGA	100_DIFF_BGA

Memory Constraint Relaxations

Allow 0.127 mm necks for >0.127 mm lines for ARD fanout.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_72D	BOTTOM			0.127 MM	6.35 MM		
MEM_85D	TOP			0.1 MM	6.35 MM		

K18 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET		PHYSICAL	SPACING	NET_TYPE	
[]		ENET_100D	ENETCONN	ENETCONN P<3...0>	38
[]		ENET_100D	ENETCONN	ENETCONN N<3...0>	38
[]		SATA_90D	SATA	SATA_ODD_R2D_UF_P	42
[]		SATA_90D	SATA	SATA_ODD_R2D_UF_N	42
[]		SATA_90D	SATA	SATA_ODD_D2R_UF_P	42
[]		SATA_90D	SATA	SATA_ODD_D2R_UF_N	42
[]		SATA_90D	SATA	SATA_HDD_D2R_UF_P	42
[]		SATA_90D	SATA	SATA_HDD_D2R_UF_N	42
[]		SATA_90D	SATA	SATA_HDD_R2D_UF_P	42
[]		SATA_90D	SATA	SATA_HDD_R2D_UF_N	42
[]					
[]	SENSE_DIFFPAIR	THERM_170I_55d	THERM	CPUHTMSNS D2_P	51
[]		THERM_170I_55d	THERM	CPUHTMSNS D2_N	51
[H2B]	SENSE_DIFFPAIR	THERM_170I_55d	THERM	CPU_THERMD_P	9 51
[H2B]		THERM_170I_55d	THERM	CPU_THERMD_N	9 51
[]	SENSE_DIFFPAIR	THERM_170I_55d	THERM	GPUTHSNS D_P	51
[]		THERM_170I_55d	THERM	GPUTHSNS D_N	51
[]	SENSE_DIFFPAIR	THERM_170I_55d	THERM	GPU_TDIODE_P	51 79 80
[]		THERM_170I_55d	THERM	GPU_TDIODE_N	51 79 80
[]					
[]	SENSE_DIFFPAIR	SENSE_170I_55d	SENSE	CPUVTTISNS R_N	50
[]		SENSE_170I_55d	SENSE	CPUVTTISNS R_P	50
[]	SENSE_DIFFPAIR	SENSE_170I_55d	SENSE	CPUVTTS0_CS_N	50 70
[]		SENSE_170I_55d	SENSE	CPUVTTS0_CS_P	50 70
[]	SENSE_DIFFPAIR	SENSE_170I_55d	SENSE	DDRISNS R_N	50
[]		SENSE_170I_55d	SENSE	DDRISNS R_P	50
[]					
[]	SENSE_DIFFPAIR	SENSE_170I_55d	SENSE	GFXIMVP_CS_N	69
[]		SENSE_170I_55d	SENSE	GFXIMVP_CS_P	69
[]	SENSE_DIFFPAIR	SENSE_170I_55d	SENSE	GFXIMVP_CS_R_N	50 69
[]		SENSE_170I_55d	SENSE	GFXIMVP_CS_R_P	50 69
[]	SENSE_DIFFPAIR	SENSE_170I_55d	SENSE	GFX_ISNS R_N	50
[]		SENSE_170I_55d	SENSE	GFX_ISNS R_P	50
[]	SENSE_DIFFPAIR	SENSE_170I_55d	SENSE	GPUISENS N	50
[]		SENSE_170I_55d	SENSE	GPUISENS P	50
[]	SENSE_DIFFPAIR	SENSE_170I_55d	SENSE	ISNS_I_V5_S3_N	50 67
[]		SENSE_170I_55d	SENSE	ISNS_I_V5_S3_P	50 67
[]	SENSE_DIFFPAIR	SENSE_170I_55d	SENSE	ISNS_AIRPORT_N	99
[]		SENSE_170I_55d	SENSE	ISNS_AIRPORT_N	99
[H2E]	SENSE_DIFFPAIR	SENSE_170I_55d	SENSE	ISNS_AIRPORT_P	99
[H2E]		SENSE_170I_55d	SENSE	ISNS_AIRPORT_P	99
[H2E]	SENSE_DIFFPAIR	SENSE_170I_55d	SENSE	ISNS_AIRPORT_R_N	56
[H2E]		SENSE_170I_55d	SENSE	ISNS_AIRPORT_R_P	56
[H2E]	SENSE_DIFFPAIR	SENSE_170I_55d	SENSE	ISNS_CPU_N	49
[H2E]		SENSE_170I_55d	SENSE	ISNS_CPU_P	49
[H2E]	SENSE_DIFFPAIR	SENSE_170I_55d	SENSE	ISNS_HDD_N	56
[H2E]		SENSE_170I_55d	SENSE	ISNS_HDD_P	56
[H2E]	SENSE_DIFFPAIR	SENSE_170I_55d	SENSE	ISNS_HDD_R_N	56
[H2E]		SENSE_170I_55d	SENSE	ISNS_HDD_R_P	56
[H2E]	SENSE_DIFFPAIR	SENSE_170I_55d	SENSE	ISNS_LCDBKLT_N	56
[H2E]		SENSE_170I_55d	SENSE	ISNS_LCDBKLT_P	56
[H2E]	SENSE_DIFFPAIR	SENSE_170I_55d	SENSE	ISNS_ODD_N	56
[H2E]		SENSE_170I_55d	SENSE	ISNS_ODD_P	56
[]	SENSE_DIFFPAIR	SENSE_170I_55d	SENSE	ISNS_ODD_R_N	56
[]		SENSE_170I_55d	SENSE	ISNS_ODD_R_P	56
[]	SENSE_DIFFPAIR	SENSE_170I_55d	SENSE	ISNS_PIV8GPU_N	50
[]		SENSE_170I_55d	SENSE	ISNS_PIV8GPU_P	50
[H2J]	SENSE_DIFFPAIR	SENSE_170I_55d	SENSE	ISNS_PIV8GPU_R_N	50
[H2J]		SENSE_170I_55d	SENSE	ISNS_PIV8GPU_R_P	50

K18 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING	
PCIE_CLK100M_AP	CLK_PCIE_90D	CLK_PCIE		PCIE_CLK100M_AP_CONN_P 6 33
	CLK_PCIE_90D	CLK_PCIE		PCIE_CLK100M_AP_CONN_N 6 33
	LT01_DIFFEPAIR			CHGR_CSI_R_P 65
	LT01_DIFFEPAIR			CHGR_CSI_R_N 65
	LT01_DIFFEPAIR			CHGR_CSO_R_P 49 65
	LT01_DIFFEPAIR			CHGR_CSO_R_N 49 65
(USB_EXT_A)	USB_R5D	USB		USB2_EXT_A_MUXED_P 43
(USB_EXT_A)	USB_R5D	USB		USB2_EXT_A_MUXED_N 43
(USB_EXT_A)	USB_R5D	USB		USB2_LT1_P 6 43
(USB_EXT_A)	USB_R5D	USB		USB2_LT1_N 6 43
	USB_R5D	USB		CONN_USB2_BT_P 6 33
	USB_R5D	USB		CONN_USB2_BT_N 6 33
	USB_R5D	USB		USB_LT2_P 6 43
	USB_R5D	USB		USB_LT2_N 6 43
	DP_R5D	DISPLAYPORT		DP_IG_AUX_CH_C_P 84
	DP_R5D	DISPLAYPORT		DP_IG_AUX_CH_C_N 84
SPK_OUT	DIFFEPAIR	AUDIO		SPKRCONN_L_OUT_P 6 61 62
	DIFFEPAIR	AUDIO		SPKRCONN_L_OUT_N 6 61 62
SPK_OUT	DIFFEPAIR	AUDIO		SPKRCONN_R_OUT_P 6 61 62
	DIFFEPAIR	AUDIO		SPKRCONN_R_OUT_N 6 61 62
SPK_OUT	DIFFEPAIR	AUDIO		SPKRCONN_S_OUT_P 6 61 62
	DIFFEPAIR	AUDIO		SPKRCONN_S_OUT_N 6 61 62
	USB_R5D	USB		USB_TPAD_R_P 53
	USB_R5D	USB		USB_TPAD_R_N 53
		SR_POWER		PP1V3_S5 6 7 17 18 19 20 21 23 27 31 35
		SR_POWER		PP1V3_S0 57 66 71 72 73 83 85 90 91 92
		SR_POWER		PP1V5_S3RS0 6 7 17 18 19 20 21 23 27 28 30 34 37 40 42 46 47 48 50 52 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95
		GND		GND

SYNC MASTER=K17 REF		SYNC DATE=06/15/2009	
PAGE TITLE		DRAWING NUMBER	
Project Specific Constraints		<SCH NUM>	
Apple Inc.		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		108 OF 132	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		99 OF 101	

8	7	6	5	4	3	2	1
K18 Board-Specific Spacing & Physical Constraints							
BOARD LAYERS				BOARD AREAS		BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM				NO_TYPE, BGA		MM	15.5.1
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=50_OHM_SE	=50_OHM_SE	10 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	10 MM	=DEFAULT	=DEFAULT
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.090 MM	0.090 MM			
55_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.110 MM	0.095 MM			
50_OHM_SE	*	Y	0.090 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.165 MM	0.095 MM			
40_OHM_SE	*	Y	0.135 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
37_OHM_SE	TOP, BOTTOM	Y	0.185 MM	0.095 MM			
37_OHM_SE	*	Y	0.155 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP, BOTTOM	Y	0.310 MM	0.095 MM			
27P4_OHM_SE	*	Y	0.250 MM	0.1 MM	=STANDARD	=STANDARD	=STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
72_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
72_OHM_DIFF	ISL3, ISL4	Y	0.154 MM	0.154 MM		0.200 MM	0.200 MM
72_OHM_DIFF	ISL9, ISL10	Y	0.154 MM	0.154 MM		0.200 MM	0.200 MM
72_OHM_DIFF	TOP, BOTTOM	Y	0.175 MM	0.175 MM		0.200 MM	0.200 MM
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
85_OHM_DIFF	ISL3, ISL4	Y	0.110 MM	0.090 MM		0.180 MM	0.180 MM
85_OHM_DIFF	ISL9, ISL10	Y	0.110 MM	0.090 MM		0.180 MM	0.180 MM
85_OHM_DIFF	TOP, BOTTOM	Y	0.125 MM	0.090 MM		0.190 MM	0.190 MM
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	ISL3, ISL4	Y	0.102 MM	0.090 MM		0.220 MM	0.220 MM
90_OHM_DIFF	ISL9, ISL10	Y	0.102 MM	0.090 MM		0.220 MM	0.220 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.115 MM	0.090 MM		0.230 MM	0.230 MM
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
100_OHM_DIFF	ISL3, ISL4	Y	0.080 MM	0.080 MM		0.200 MM	0.200 MM
100_OHM_DIFF	ISL9, ISL10	Y	0.080 MM	0.080 MM		0.200 MM	0.200 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.089 MM	0.089 MM		0.220 MM	0.220 MM
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
110_OHM_DIFF	ISL3, ISL4	Y	0.075 MM	0.075 MM		0.330 MM	0.330 MM
110_OHM_DIFF	ISL9, ISL10	Y	0.075 MM	0.075 MM		0.330 MM	0.330 MM
110_OHM_DIFF	TOP, BOTTOM	Y	0.075 MM	0.075 MM		0.330 MM	0.330 MM
SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DEFAULT	*	0.1 MM	?	*	*	BGA	BGA_P1MM
STANDARD	*	=DEFAULT	?	MEM_CLK	*	BGA	BGA_P2MM
BGA_P1MM	*	=DEFAULT	?	CLK_PCIE	*	BGA	BGA_P2MM
BGA_P2MM	*	=DEFAULT	?	CLK_SLOW	*	BGA	BGA_P2MM
SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.5:1_SPACING	*	0.15 MM	?	2X_DIELECTRIC	*	0.140 MM	?
2:1_SPACING	*	0.2 MM	?	3X_DIELECTRIC	*	0.210 MM	?
2.5:1_SPACING	*	0.25 MM	?	4X_DIELECTRIC	*	0.280 MM	?
3:1_SPACING	*	0.3 MM	?				
4:1_SPACING	*	0.4 MM	?				
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_DIFF_BGA	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
100_DIFF_BGA	ISL3, ISL4	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
100_DIFF_BGA	ISL9, ISL10	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
NOTE: 100_DIFF_BGA is 100-ohms differential impedance on outer layers and 95-ohms on inner layers.							
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
110_DIFF	ISL3, ISL4	Y	0.075 MM	0.075 MM		0.330 MM	0.330 MM
110_DIFF	ISL9, ISL10	Y	0.075 MM	0.075 MM		0.330 MM	0.330 MM
110_DIFF	TOP, BOTTOM	Y	0.075 MM	0.075 MM		0.330 MM	0.330 MM
NOTE: 110_DIFF is 110-ohms differential impedance on outer layers and 105-ohms on inner layers.							
8	7	6	5	4	3	2	1

SYNC MASTER=K17 REF

SYNC DATE=06/15/2009

PCB Rule Definitions

 Apple Inc.

DRAWING NUMBER

<SCH_NUM>

REVISION

<E4LABEL>

BRANCH

<BRANCH>

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE

109 OF 132

SHEET

100 OF 101

